Postgrad LIVE! Study Fairs

Bristol

European Molecular Biology Laboratory (Heidelberg) Featured PhD Programmes
University of Glasgow Featured PhD Programmes
Engineering and Physical Sciences Research Council Featured PhD Programmes
Birkbeck, University of London Featured PhD Programmes
Karlsruhe Institute of Technology Featured PhD Programmes

Implementation of soft-input, soft-output detectors and decoders using FPGA

  • Full or part time
  • Application Deadline
    Applications accepted all year round
  • Self-Funded PhD Students Only
    Self-Funded PhD Students Only

About This PhD Project

Project Description

Many emerging and current wireless communication standards, such as LTE and 5G New Radio, use iteratively-decoded error correcting codes, such as turbo-codes and LDPC, based on soft-input, soft-output (SISO) component decoders. Moreover iterative techniques can be used to improve the performance of other functions, such as detectors and equalisers, and hence SISO detectors/equalisers may also be required. However SISO decoders may be complex and expensive to implement. The project will develop implementations of such components using field programmable gate arrays (FPGA), focusing firstly on minimising the gate count required, and secondly on maximising speed.

Email Now

Insert previous message below for editing? 
You haven’t included a message. Providing a specific message means universities will take your enquiry more seriously and helps them provide the information you need.
Why not add a message here
* required field
Send a copy to me for my own records.

Your enquiry has been emailed successfully





FindAPhD. Copyright 2005-2019
All rights reserved.