Imperial College London Featured PhD Programmes
Newcastle University Featured PhD Programmes
University of West London Featured PhD Programmes
Xi’an Jiaotong-Liverpool University Featured PhD Programmes
University of Reading Featured PhD Programmes

KESS2 Scholarship: FPGA Based Firewalls for Network Protection

  • Full or part time
  • Application Deadline
    Sunday, February 09, 2020
  • Funded PhD Project (European/UK Students Only)
    Funded PhD Project (European/UK Students Only)

Project Description

This is a funded PhD, including a generous stipend and tuition fees, with well-resourced circumstances for a successful scholarship.
Here is an exciting opportunity to study the application of Field Programmable Gate Arrays which could lead to entirely new approaches to the development of firewalls a a system on chip which could have massive impact in securing the Internet of Things (IoT).

Programme of research:

At the heart of the UK National Cyber Security Strategy is the linking between a safe and secure network and economic well-being. This project directly addresses this issue via the application of creation of a technology demonstrator in the context of east wales. Consequently, the application of the technology developed in this project will stimulate a number of business sector across Wales, as well as enhancing East Wales’s reputation and as international centre of cyber security expertise.
This project seeks to develop novel state of the art capability in the application of Field Programmable Gate Arrays (FPGA) and their application to the development of Firewalls as a System on Chip (SoC). The growth in IoT has fuelled the volume of devices being connected to a network. Currently there is no solution to the problem of protecting these devices at the network level.
The project seeks to validate the Hypothesis that it is possible to create an IoT enabled firewall via a Field Programmable Gate Array (FPGA) and that such a device would enhance IoT security across a number of business sectors. In particular the aims of this project are as follows:
• To design and develop a Field Programmable Gate Array (FPGA) Firewall;
• To validate the utility of the Firewall through a Technology Demonstrator at TRL 4/5

Application Process:

To download an application package, please visit: specific funded studentships:

For any queries on eligibility, please contact: KESS Team at Research and Innovation Services, University of South Wales: Tel: 01443 482578

For informal enquiries or further programme information, please contact: Mark Griffiths ().

Further information at:

Funding Notes

The studentship will cover the fees for a full-time PhD programme and pay a stipend of circa £14k p.a. There is also around £9k project support costs available for consumables, travel, minor equipment, training (including the KESS Grad School) and conference attendance.

The position is available from 1st January 2020.

Email Now

Insert previous message below for editing? 
You haven’t included a message. Providing a specific message means universities will take your enquiry more seriously and helps them provide the information you need.
Why not add a message here
* required field
Send a copy to me for my own records.

Your enquiry has been emailed successfully

FindAPhD. Copyright 2005-2020
All rights reserved.